RISC-V International

RISC-V ISA Specifications

The canonical RISC-V Instruction Set Architecture specifications including the Unprivileged ISA (RV32I/RV64I base integer instructions) and Privileged Architecture specification. Freely available as ratified standards with a machine-readable database in the riscv-unified-db repo.

GitHub

Documentation

📖
Documentation
https://riscv.org/technical/specifications/

SDKs

📦
GithubRepository
https://github.com/riscv/riscv-isa-manual
📦
GithubRepository
https://github.com/riscv/riscv-unified-db

API entry from apis.yml

apis.yml Raw ↑ 
aid: risc-v:isa-specifications
name: RISC-V ISA Specifications
description: The canonical RISC-V Instruction Set Architecture specifications including the Unprivileged
  ISA (RV32I/RV64I base integer instructions) and Privileged Architecture specification. Freely available
  as ratified standards with a machine-readable database in the riscv-unified-db repo.
humanURL: https://riscv.org/technical/specifications/
tags:
- Instruction Set Architecture
- Privileged Architecture
- RISC-V
- Specifications
properties:
- type: Documentation
  url: https://riscv.org/technical/specifications/
- type: GithubRepository
  url: https://github.com/riscv/riscv-isa-manual
- type: GithubRepository
  url: https://github.com/riscv/riscv-unified-db